


## DC - 35 GHz Wideband Amplifier



### Product Description

The TriQuint TGA4842 is a medium power wideband AGC MMIC. Drain bias may be applied through the output port for best efficiency or through the on-chip drain termination. RF ports are DC coupled enabling the user to customize system corner frequencies. The TGA4842 requires off-chip decoupling and blocking components.

The TGA4842 is an excellent choice for 40Gb/s and 100Gb/s applications. The TGA4842 is capable of driving a modulator with an adjustable output voltage of 3-10 Vpp.

Bond pad and backside metallization is gold plated for compatibility with eutectic alloy attachment methods as well as the thermocompression and thermosonic wire bonding processes. Each device is 100% DC and RF tested on-wafer to ensure performance compliance. The device is available in die form.

Lead Free & RoHS Compliant.

### Key Features and Performance


- 40 & 100Gb/s Optical Modulator Driver
- 0.15um Power pHEMT Technology
- Bias:  $V_d = 6\text{ V}$ ,  $I_d = 170\text{ mA}$
- Chip Size: 1.80 x 1.00 x 0.1 mm

### Primary Applications


- 40Gb/s DPSK / DQPSK Driver
- 100Gb/s DP-QPSK Driver
- 40Gb/s Predriver or Gain Block
- Test Equipment

### Measured Performance

**Bias conditions:**  $V_d = 8\text{ V}$ ,  $V_c = 2.5\text{ V}$ ,  $I_d = 200\text{ mA}$ ,  
 $V_g = -0.9\text{ V}$  typical



**Bias conditions:**  $V_d = 6\text{ V}$ ,  $V_c = 0.7\text{ V}$ ,  $I_d = 215\text{ mA}$ ,  
 $V_g = -0.65\text{ V}$  Typical,  $V_{in} = 3.6\text{ Vpp}$ , 21.5 Gbps



**Table I**  
**Absolute Maximum Ratings 1/**

Symbol	Parameter	Value	Notes
Vd	Drain Voltage	9 V	<u>2/</u> <u>3/</u> <u>4/</u>
Vd-Vg	Drain to Gate Voltage	13 V	<u>2/</u> <u>3/</u> <u>4/</u>
Vg	Gate Voltage Range	-5 to 0 V	
Vc	Control Voltage Range	(Vd-7) to +5.5 V	<u>3/</u> <u>4/</u>
Id	Drain Current – Biased through on-chip drain termination (i.e. Using V+) Biased through Rfout using Bias Tee	135 mA 270 mA	<u>2/</u>
Ig	Gate Current Range	-30 to 21 mA	
Ic	Control Current Range	-15 to 21 mA	
Vin_pp	Peak-Peak Input Voltage	7 V	
Pin	Input Continuous Wave Power	24 dBm	<u>2/</u>
Pd	Max Power Dissipation – Biased through on-chip drain termination (i.e. Using V+) Biased through Rfout using Bias Tee	1.22 W 3.0 W	<u>5/</u> <u>6/</u>
Tch	Maximum Channel Temperature	200 °C	

- 1/ These ratings represent the maximum operable values for this device. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device and / or affect device lifetime. These are stress ratings only, and functional operation of the device at these conditions is not implied.
- 2/ Combinations of supply voltage, supply current, input power, and output power shall not exceed the maximum power dissipation listed in Table IV.
- 3/ If Biasing through on-chip Drain Termination (i.e. using V+): Assure  $V_d - (V_c - 0.34 \cdot V_g) - I_d \cdot 50 \leq 6.5$  V,  
If biasing through Rfout using Bias Tee: Assure  $V_d - (V_c - 0.34 \cdot V_g) \leq 6.5$  V,
- 4/ Assure  $V_d - V_c \geq -0.5$ .
- 5/ Maximum Power Dissipation if biased through V+ is based Max  $V_d \cdot \text{Max } I_d$
- 6/ Maximum Power Dissipation if biased through Bias Tee is based upon Baseplate temperature of 70 °C and Channel Temperature of 200 °C, using the thermal resistance published in Table IV.

**Table II**  
**Recommended Operating Conditions**

Symbol	Parameter 1/	Value
Vd	Drain Voltage biased through RFout	6 V
Id	Drain Current	200 mA
Id_Drive	Drain Current under RF Drive	200 mA
Vc	Control Voltage	0.7 V
Vg	Gate Voltage	-0.8 V

**Table III**  
**RF Characterization Table**

Bias: Vd = 8.5 V, Idq = 150 mA, Vc = 2.3 V, Vg = -1.8 V typical

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	NOMINAL	MAX	UNITS
Gain	Small Signal Gain	f = 0.1 - 20 GHz	8	11	-	dB
		f = 20.1 - 30 GHz	8	10	-	
		f = 30.1 - 35 GHz	7	9	-	
		f = 35.1 - 40 GHz	4	6	-	
		f = 40.1 – 50 GHz	-	4	-	
IRL	Input Return Loss	f = 0.1 – 25 GHz	10	15	-	dB
		f = 25.1 – 30 GHz	8	15	-	
		f = 30.1 – 35 GHz	6	15	-	
		f = 35.1 - 38 GHz	-	10	-	
		f = 38.1 – 50 GHz	-	6	-	
ORL	Output Return Loss	f = 0.1 - 20 GHz	10	15	-	dB
		f = 20.1 - 30 GHz	7	12	-	
		f = 30.1 - 35 GHz	5	10	-	
		f = 35.1 - 50 GHz	-	-	-	
BW	3 dB Bandwidth	f(x) – f(1 GHz) = 3 dB x = freq of 3 dB BW	-	37	-	GHz

**Table IV**  
**Power Dissipation and Thermal Properties**


Parameter	Test Conditions	Value	Notes
Thermal Resistance, $\theta_{jc}$	Vd = 6 V Idq=170 mA Pd= 1.02 W Tbaseplate = 70 °C	$\theta_{jc} = 43.1 \text{ }^{\circ}\text{C/W}$ Tchannel = 114 °C Tm = 7.9 E+7 Hrs	<u>1/</u> , <u>2/</u>
Thermal Resistance, $\theta_{jc}$ Under RF Drive	Vout = 7 Vpp, Vd = 6V Id = 170 mA Pd=0.9 W Tbaseplate = 70 °C	$\theta_{jc} = 43.1 \text{ }^{\circ}\text{C/W}$ Tchannel = 109 °C Tm = 1.6 E+8 Hrs	
Storage Temperature		-65 to 150 °C	

1/ Channel operating temperature will directly affect the device median lifetime (Tm). For maximum life, it is recommended that channel temperatures be maintained at the lowest possible levels.

2/  $\theta_{jc}$  is the thermal resistance of the die mounted to a 0.020" thick Cu-Mo block using 0.8 mil conductive epoxy.



To calculate the temperature rise, calculate the dissipated power ( $P_{diss} = I_{dq} \cdot V_d$ ) and multiply by  $\theta_{jc}$ . For example: Tbase = 70 °C, Idq = 170 mA, Vd = 6V.  $P_{diss} = 1.02 \text{ W}$ .  $\theta_{jc} = 43.1 \text{ }^{\circ}\text{C/W}$ . Temperature rise =  $\theta_{jc} \cdot P_{diss} = 44 \text{ }^{\circ}\text{C}$ ; Tchannel = Tbase + Temp rise = 114 °C

## Median Lifetime (Tm) vs. Channel Temperature




## Measured Performance

Bias conditions:  $V_d = 8\text{ V}$ ,  $V_c = 2.5\text{ V}$ ,  $I_d = 200\text{ mA}$ ,  $V_g = -0.9\text{ V}$ , Typical



## Measured Performance

Bias conditions:  $V_d = 6\text{ V}$ ,  $V_c = 0.7\text{ V}$ ,  $I_d = 220\text{ mA}$ ,  $V_g = -0.65\text{ V}$ , Typical  
 $V_{in} = 3.6\text{ Vpp}$ ,  $21.5\text{ Gbps}$



## **Recommended Bias Procedure**

### **Bias ON**


1. Disable the PPG
2. Set  $V_g = -3V$
3. Apply  $V_d^*$  either through  $V_d$  /  $RF_{out}$  or through  $V_+$
4. Apply  $V_{ctrl}$
6. Make  $V_g$  more positive until  $I_d$  reaches desired value.
7. Enable the PPG

### **Bias OFF**

1. Disable the output of the PPG
2. Set  $V_{ctrl} = 0V$  (if applicable)
3. Set  $V_d = 0V$
4. Set  $V_g = 0V$

\* **Note:**  $V_d$  /  $RF_{out}$  Bias operation requires a bias tee

## Mechanical Drawing



Units: millimeters

Chip edge to bond pad dimensions are shown to center of pad

Chip size tolerance:  $\pm 0.051$


Thickness: 0.100 (reference only)

GROUND IS BACKSIDE OF MMIC

Bond Pad #1:	Rfin	0.091 x 0.125
Bond Pad #2:	Vctrl	0.091 x 0.082
Bond Pad #3:	Vd_bypass	0.138 x 0.082
Bond Pad #4:	Rfout / Vd (Rfout)	0.086 x 0.128
Bond Pad #5:	Vg	0.082 x 0.082



## Recommended Assembly Diagram



Note: Input and Output ports are DC coupled.

If biasing Vd through the Rfout side, a bias tee is required.

### \* Recommended Components:

* Capacitor value	Bypassing effective to:
None	20 MHz
0.01 uF	4 MHz
0.1 uF	250 KHz

### \*\* The part numbers of the off-chip caps are:

Part Number	Manufacturer
GZOSYC104KJ8182MAW	AVX
VB4080X7R105Z16VHX182	Presidio

## Evaluation Platform Assembly Notes

### Assembly Notes:

#### Reflow Attachment:

Use AuSn (80/20) solder with limited exposure to temperatures at or above 300°C  
Use alloy station or conveyor furnace with reducing atmosphere  
No fluxes should be utilized  
Coefficient of thermal expansion matching is critical for long-term reliability  
Storage in dry nitrogen atmosphere

#### Adhesive Attachment:

Organic attachment can be used in low-power applications  
Curing should be done in a convection oven; proper exhaust is a safety concern  
Microwave or radiant curing should not be used because of differential heating  
Coefficient of thermal expansion matching is critical

#### Component Pickup and Placement:

Vacuum pencil and/or vacuum collet preferred method of pick up  
Avoidance of air bridges during placement  
Force impact critical during auto placement

#### Interconnect:

Thermosonic ball bonding is the preferred interconnect technique  
Force, time, and ultrasonics are critical parameters  
Aluminum wire should not be used  
Discrete FET devices with small pad sizes should be bonded with 0.0007-inch wire  
Maximum stage temperature: 200°C

## Ordering Information

Part	ECCN
TGA4842	3A001.b.2.d